Filtër

Kërkimet e mia të fundit
Filtro sipas:
Buxheti
deri në
deri në
deri në
Lloji
Aftёsitё
Gjuhët
    Shteti i punës
    4,654 verilog vhdl punët e gjetura, me çmimin EUR

    Need a System Verilog Expert for digital logic circuit design

    €12 (Avg Bid)
    €12 Oferta mesatare
    2 ofertat

    The budget is $50. You will wire down a vhdl in Vivado to display 4 digit intiger on a display of basys3 board. The data will be arrived with a UART port. You can write down the UART or you can use a ready class. I can give you the model number when you are ready. You will load the image file by a c# program and send a 4 digit number to be displayed on the display. I need both vhdl code from vivado and c# code from visual studio. Thank you

    €84 (Avg Bid)
    €84 Oferta mesatare
    2 ofertat

    Hi Daniel C., I noticed your profile and would like to offer you my project. We can discuss any details over chat.

    €47 (Avg Bid)
    €47 Oferta mesatare
    1 ofertat
    timing waveforms for vhdl code 4 ditë left
    VERIFIKUAR

    I have vhdl code. i need timing waveform from modelsim .

    €28 (Avg Bid)
    €28 Oferta mesatare
    8 ofertat

    I have a VHDL project available. I have a file that uses "process" that we want to rewrite in purely structural VHDL using components such as D flip flops and latches. Are you available for this task?

    €47 (Avg Bid)
    €47 Oferta mesatare
    1 ofertat

    Hi Sardar Hasnain A., I have a VHDL project available. I have a file that uses "process" that we want to rewrite in purely structural VHDL using components such as D flip flops and latches. Are you available for this task?

    €47 (Avg Bid)
    €47 Oferta mesatare
    1 ofertat

    I have a file in VHDL that I want to rewrite. The file uses "process" but we want to rewrite it using components. We have some of the modules you could use already written.

    €47 (Avg Bid)
    €47 Oferta mesatare
    5 ofertat
    Verilog programming 3 ditë left
    VERIFIKUAR

    Multicycle Processor Controller

    €550 (Avg Bid)
    €550 Oferta mesatare
    19 ofertat

    Hi Islam Muhammad S., I noticed your profile and would like to offer you my project. It is a short program to be implemented in VHDL, preferably using GHDL in Linux. Would you be interested? You seem very knowledgable in the area

    €47 (Avg Bid)
    €47 Oferta mesatare
    1 ofertat

    Hi Aamir Sohail N., I noticed your profile and would like to offer you my project. It is a quick task in VHDL, I can send the documentation on what needs to be done

    €38 (Avg Bid)
    €38 Oferta mesatare
    1 ofertat

    Hi Duc D., I noticed your profile and would like to offer you my project. It is a quick task in VHDL, I can send the documentation on what needs to be done

    €40 (Avg Bid)
    €40 Oferta mesatare
    1 ofertat

    Hi Mairaj A., I noticed your profile and would like to offer you my project. It is a very quick task in VHDL, would you be interested? I can send the sheet on that needs to be done

    €34 (Avg Bid)
    €34 Oferta mesatare
    1 ofertat
    Verilog Coding Ka përfunduar left

    We need to program a FPGA board using verilog code with XNOR, Multiply, shiftleft and add modules that can run on the board using different switches. When we compile the code there are no errors but when we try to put the code onto the board it is showing only zeros so we think that there is something wrong with the XNOR, Mul, shiftleft or ADD modules. I will attach all codes and the manual for the project below, thanks.

    €45 (Avg Bid)
    €45 Oferta mesatare
    11 ofertat

    Hi Moaz Khaled Feriz K., I noticed your profile and would like to offer you my project. We can discuss any details over chat.

    €52 (Avg Bid)
    €52 Oferta mesatare
    1 ofertat
    Verilog circuit modelling Ka përfunduar left

    The entire description of the project is in the file below Circuit modeling in

    €172 (Avg Bid)
    €172 Oferta mesatare
    7 ofertat

    Write the equivalent VHDL code, and Verify the correct operation through Vivado Simulator by comparing your simulation results with those of MARS runs.

    €73 (Avg Bid)
    €73 Oferta mesatare
    4 ofertat

    Need to implement Pmod MAXSONAR on Arty A7-35T board

    €148 (Avg Bid)
    €148 Oferta mesatare
    4 ofertat

    I need to implement digital signature algorithm in Xilinx Vivado Design Suite using Verilog. Please find the attachment for complete details of project.

    €276 (Avg Bid)
    €276 Oferta mesatare
    4 ofertat

    Hi Moaz Khaled Feriz K., I noticed your profile and would like to offer you my project. We can discuss any details over chat.

    €19 / hr (Avg Bid)
    €19 / hr Oferta mesatare
    1 ofertat

    I want to create programming routines to be recorded on an FPGA

    €30 / hr (Avg Bid)
    €30 / hr Oferta mesatare
    15 ofertat

    Project to be done in VHDL, so I am looking for an expert. The objective is to create a testbench for one circuit, and simulate the a few operations including storing data in it as well as retrieving data from it. I can share more details in PM.

    €30 (Avg Bid)
    €30 Oferta mesatare
    5 ofertat

    Hi Moaz Khaled Feriz K., I noticed your profile and would like to offer you my project. We can discuss any details over chat.

    €15 / hr (Avg Bid)
    €15 / hr Oferta mesatare
    1 ofertat

    Project to be done in VHDL, so I am looking for an expert. The objective is to create a testbench for one circuit, and simulate the a few operations including storing data in it as well as retrieving data from it. I can share more details in PM.

    €36 (Avg Bid)
    €36 Oferta mesatare
    6 ofertat
    servomotor in vhdl Ka përfunduar left

    separate project in 3rd part, first make the chdl codes according to the state machine as well as their test ban (Reception and emission), make a top entity etc...

    €41 (Avg Bid)
    €41 Oferta mesatare
    5 ofertat

    I am looking to hire an individual who really understand this subject. should be able to solve any problems related to this subject. communicate and be able to write good programming and simulation designs.

    €136 (Avg Bid)
    €136 Oferta mesatare
    14 ofertat

    Hi Mohammed Ibrahim, I noticed your profile and would like to offer you my project. We can discuss any details over chat.

    €47 (Avg Bid)
    €47 Oferta mesatare
    1 ofertat

    Hi Mohammed Ibrahim, I noticed your profile and would like to offer you my project. We can discuss any details over chat.

    €47 (Avg Bid)
    €47 Oferta mesatare
    1 ofertat

    I want to use accelerometer sensor on FPGA, in order to do that I need I2C protocol implementation in VHDL so I can continue my work on the project. I want the module to get the address of the sensor + bit for R/W , and the internal register address of the sensor, and get the data by reading, or write to the register.

    €252 (Avg Bid)
    €252 Oferta mesatare
    13 ofertat

    Hi there Urgently need small VHDL project to be done. Please apply ASAP if you can start it immediately after hiring Thanks

    €102 (Avg Bid)
    €102 Oferta mesatare
    4 ofertat
    FPGA, Quartus , VHDL Ka përfunduar left

    Using the fixed point arithmetic measure current according to the following circuit

    €33 (Avg Bid)
    €33 Oferta mesatare
    6 ofertat
    Urgent Small VHDL project Ka përfunduar left

    Hi there Urgently need small VHDL project to be done. Please apply ASAP if you can start it immediately after hiring Thanks

    €286 (Avg Bid)
    €286 Oferta mesatare
    5 ofertat
    VHDL Develop Project Ka përfunduar left

    Create a VHDL routine to water a plant using state machines and a specific board

    €32 / hr (Avg Bid)
    €32 / hr Oferta mesatare
    10 ofertat
    32 bit MIPS Processor Ka përfunduar left

    Instruction Decoder and ALU Control In this lab, students are expected to implement an instruction decoder and an ALU control unit using VHDL in the Xilinx software. The purpose of the instruction decoder is to generate proper control signals based on the Opcode of an instruction fetched from the instruction memory. The purpose of the ALU control is to set the proper ALU control signal based on the Funct field of an instruction and the ALUOp signal from the instruction decoder.

    €143 (Avg Bid)
    €143 Oferta mesatare
    17 ofertat

    I need to design gradient descent optimizer on FPGA in verilog language and code should be synthesizable. entire design should be pipelined. Input and outputs should be in single precision floating point representation. loss or cost function is mean square error loss for 2D variables, minimise the above cost functions to achieve the optimised value. I have developed gradient descent optImizer on python , below attached file is code of it. I want same implementation in verilog

    €136 (Avg Bid)
    €136 Oferta mesatare
    6 ofertat

    Good knowledge of VHDL is required. Libero Soc and Microsemi will be used The simulator will be Aldec Active-HDL, linting with Aldec Alint Design of a basic control board, standard interfaces, no high speed interfaces, no transceivers. DO-254 DAL C, basic knowledge is a plus some math algorithm in fixed point will be implemented on the hardware for motor control Supervision of our expert designers, short daily meeting and 1h weekly with reports on activities and scheduling contract will be extended month by month (we have budget for 6 months).

    €224 / hr (Avg Bid)
    €224 / hr Oferta mesatare
    5 ofertat

    1- Signal processing using ML on a computer (C Language) 2- using Single and dual ARM (C Language) 3-using FPGA Zedboard programmable logic (VHDL Language)

    €188 (Avg Bid)
    €188 Oferta mesatare
    12 ofertat
    Verilog Coding Ka përfunduar left

    My project includes working on a verilog code for a stair case encoder. Below is the image of the architecture of the encoder and for each seperate block, i need codes for it. A full description of the project will be given to you in the form of a research paper. If you know how to write codes in verilog, kindly contact me. We can discuss more about the project as I have already done a small part of it and need help for the rest of the blocks. Price is negotiable. Thank you.

    €94 (Avg Bid)
    €94 Oferta mesatare
    3 ofertat

    Verilog Vivado Software Basys3 Board

    €26 (Avg Bid)
    €26 Oferta mesatare
    2 ofertat
    Project for Athul B. Ka përfunduar left

    Hi! I need in System Verilog this: A module that receives 16bits 1 bit for positive or negative number and 15 bits for number then the module is going to create the BCD for all the possibilities negotiable payment!

    €9 (Avg Bid)
    €9 Oferta mesatare
    1 ofertat
    verilog programming Ka përfunduar left

    Hoy I need in System Verilog this: A module that receives 16bits 1 bit for positive or negative number and 15 bits for number then the module is going to create the BCD for all the possibilities this is a project in SystemVerilog using Nexys4 negotiable payment!

    €9 (Avg Bid)
    €9 Oferta mesatare
    1 ofertat

    I need in System Verilog this: A module that receives 16bits 1 bit for positive or negative number and 15 bits for number then the module is going to create the BCD for all the possibilities this is a project in SystemVerilog using Nexys4

    €5 / hr (Avg Bid)
    €5 / hr Oferta mesatare
    1 ofertat
    Tic Tac Toe using verilog Ka përfunduar left

    I'm trying to solve 5*5 grid tic tac toe game using Verilog, i need help in developing the tic tac toe game for 5*5 grid

    €97 (Avg Bid)
    €97 Oferta mesatare
    3 ofertat
    c, vhdl expert needed -- 2 Ka përfunduar left

    i want code and report. I need plagiarism free report. software is quatrus

    €7 / hr (Avg Bid)
    €7 / hr Oferta mesatare
    2 ofertat
    c, vhdl expert needed Ka përfunduar left

    i want code and report. I need plagiarism free report. software is quatrus

    €7 / hr (Avg Bid)
    €7 / hr Oferta mesatare
    3 ofertat
    System Verilog code help Ka përfunduar left

    Hi developers. I am looking for quick help for System Verilog code help. Please apply if you are expert in Verilog. Thanks.

    €17 (Avg Bid)
    €17 Oferta mesatare
    9 ofertat

    I have a localparamter declared in my SystemVerilog like this (y is another Parameter) : localparam x = y ? 4 : 1 , Then I have a RTL port which is something like this (where z is another parameter): input logic [x-1:0][((z+1)*8-1):0] port1, But I want to use 'y' directly in this port1 instead of x. Can I somehow use 'y' instead of x to dynamically allocate the value of it. It should be able to compile/elaborate. Should be quick

    €26 (Avg Bid)
    €26 Oferta mesatare
    4 ofertat

    Besides the system consisting of the data buffer, you should also design a test bench to simulate the three external systems.

    €129 (Avg Bid)
    €129 Oferta mesatare
    16 ofertat

    A VHDL project about producing Moors code and converting it to ASCI code needs to be improved since it does not produce correct results.

    €169 (Avg Bid)
    €169 Oferta mesatare
    14 ofertat

    Verilog FPGA programming in Linux

    €29 (Avg Bid)
    €29 Oferta mesatare
    4 ofertat